1. K.S. Abdel-Hafez, L.-T. Wang, A. Kifli, F.-S. Hsu, X. Wen, M.-C. Lin, H.-P. Wang, Method and apparatus for testing asynchronous set/reset faults in a scan-based integrated circuit. U.S. Patent Application No. 20040153926, 5 August 2004
2. M. Abramovici, M.A. Breuer, A.D. Friedman, Digital Systems Testing and Testable Design (IEEE Press, Piscataway, 1994)
3. M. Ayat, B. Babaei, R. Ebrahimi Atani, S. Mirzakuchaki, A. Zamanidoost, Design and simulation of a CMOS DLL-based frequency multiplier, in IEEE Symposium on Industrial Electronics and Applications (ISIEA 2010), 3–5 October 2010, Penang, Malaysia (2010)
4. K. Baker, R.M. Croft, VLSI test strategy planning techniques and tools. Comput.-Aided Eng. J. 4(2), 83–88 (1987)
5. J.P. Bickford, J.D. Hibbeler, D. Mueller, S. Peyer, V.S. Kumar, Optimizing product yield using manufacturing defect weights, in 23rd Annual SEMI, Advanced Semiconductor Manufacturing Conference (ASMC), 15–17 May 2012, pp. 16–20