1. G. Bernacchia, M.C. Papaefthymiou, Analytical macro-modeling for high-level power estimation, in Proc. for IEEE International Conference on Computer-Aided Design, Nov. (1999), pp. 280–283
2. R. Burch, F.N. Najm, P. Yang, T. Trick, A Monte Carlo approach for power estimation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1(1), 63–71 (1993)
3. Z. Chen, K. Roy, A power macro-modeling technique based on power sensitivity, in Proc 35th Design Automation Conference, June (1998)
4. C. Ding, C. Tsui, M. Pedram, Gate-level power estimation using tagged probabilistic simulation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17(11), 1099–1107 (1998)
5. Y.A. Durrani, T. Riesgo, Power macro-modeling for IP modules, in Proc. for IEEE International Conference on Electronics, Circuits and Systems, Dec. (2006), pp. 1172–1175