1. Deng, L., Sobti, K., & Chakrabarti, C. (2011). Accurate models for estimating area and power of FPGA implementations. In Proceedings of IEEE international conference on acoustics speech and signal processing (pp. 1417–1420).
2. Verma, G., Kumar, M., & Khare, V. (2017). Low power synthesis & validation of an embedded multiplier for FPGA based wireless communication systems. Wireless Personal Communication,
95(2), 365–373.
3. Najm, F. N., & Xakellis, M. G. (1998). Statistical estimation of the switching activity in VLSI circuits. VLSI Design,
7(3), 243–254.
4. Choy, N. C. K., & Wilton, S. J. E. (2006). Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs. In Proceedings of FPT (pp. 253–256).
5. Burch, R., Najm, F. N., Yang, P., & Trick, T. N. (1993). A Monte Carlo approach for power estimation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
1(1), 63–71.