1. Deng, L., Sobti, K., Chakrabarti, C., (2011). Accurate models for estimating area and power of FPGA implementations. In Proceedings of IEEE International Conference on Acoustics Speech and Signal Processing, (pp. 1417–1420).
2. Jevtic, R., & Carreras, C. (2010). Power estimation of embedded multiplier blocks in FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(5), 835–839.
3. Choy, N. C. K., Wilton, S. J. E., (2006). Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs. In Proceedings of FPT, (pp. 253–256).
4. Ell´eouet, D., Julien, N., Houzet, D., Cousin, J. G., Martin, E. (2004). Power consumption characterization and modeling of embedded memories in Xilinx Virtex 400E FPGA. In Proceedings of the EUROMICRO Systems on Digital System Design, (pp. 394–401).
5. Verma, G., Kumar, M., & Khare, V. (2015). Low power techniques for digital system design. Indian Journal of Science and Technology, 8(17), IPL063