1. C.T. Charles, D.J. Allstot, A calibrated phase/frequency detector for reference spur reduction in charge-pump PLLs. IEEE Trans. Circuits Syst II: Express Br. 53(9), 6–822 (2006)
2. R.Y. Chen, Z.Y. Yang, Modeling the high-frequency degradation of phase/frequency detectors. IEEE Trans. Circuits Syst II: Express Br. 57(5), 8–394 (2010)
3. W.H. Chen, M.E. Inerowicz, B. Jung, Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Trans. Circuits Syst II: Express Br. 57(12), 40–936 (2010)
4. M. Gholami, Phase frequency detector using transmission gates for high speed applications. Int. J. Eng. Trans. A: Basics 29(7), 916 (2016)
5. M. Gholami, Total jitter of delay-locked loops due to four main jitter sources. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(6), 9–2040 (2016)