Publisher
Springer Science and Business Media LLC
Reference35 articles.
1. A. Banerjee, D. Kumar, A New Squarer design with reduced area and delay, in 19th International Symposium on VLSI Design and Test (VDAT), Avignon (2016), pp. 205–214
2. S. Bui, J. Stine, Additional optimizations for parallel squarer units, in IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne VIC, Australia (2014)
3. F. Bossen, Common test conditions and software configurations, in JCT-VC Document No. L1100 (2013)
4. Y.-H. Chen, Area-efficient fixed-width squarer with dynamic error-compensation circuit. IEEE Trans. Circuits Syst. II Express Briefs 62(9), 851–855 (2015)
5. L. Dadda, Some schemes for parallel multipliers. Alta Frequenza (1965)