Author:
Roosta Esmail,Hosseini Seied Ali
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference18 articles.
1. E. Abiri, A. Darabi, S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications. Comput. Electr. Eng. 69(3), 142–157 (2018)
2. P. Dalmia, Vikas, A. Parashar, A. Tomar and Dr. Neeta Pandey. Novel High speed Vedic Multiplier proposal incorporating Adder based on Quaternary Signed Digit number system. 31th International Conference on VLSI Design and 17th International Conference on Embedded Systems, 6-10 Jan. (2018)
3. S. Das, S. Bhattacharya, D. Das, Design of Transmission Gate Logic Circuits using Carbon Nanotube Field Effect Transistors. in Proceedings of National conference on Advanced Communication Systems and Design Techniques, Nov. (2011), pp. 75–78
4. S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectron. J. 53, 156–166 (2016)
5. J. Guo, S.O. Koswatta, N. Neophytou et al., Carbon nanotube field-effect transistors. Int. J. High Speed Electron. Syst. 16, 897–912 (2006)
Cited by
26 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of Ternary and Quaternary Asynchronous Up/Down Counter using CNTFET;AEU - International Journal of Electronics and Communications;2024-05
2. CNTFET-based Design of Ternary Adders based on GDI Technique;2023 3rd International Conference on Innovative Mechanisms for Industry Applications (ICIMIA);2023-12-21
3. Quaternary Multiplier with Modified Carry Using Carbon Nanotube FETs;Lecture Notes in Electrical Engineering;2023-11-03
4. Novel design of power-efficient quaternary logic gates using CNTFET;International Journal of Electronics;2023-05-14
5. Design and Analysis of Full Adder Using 0.6 Micron CMOS Technology;Malaysian Journal of Science and Advanced Technology;2023-02-27