Highly Parallel Modular Multiplier for Elliptic Curve Cryptography in Residue Number System-Reference-Cited by-同舟云学术

Highly Parallel Modular Multiplier for Elliptic Curve Cryptography in Residue Number System

Published:2016-05-19 Issue:3 Volume:36 Page:1027-1051
ISSN:0278-081X
Container-title:Circuits, Systems, and Signal Processing
language:en
Short-container-title:Circuits Syst Signal Process

Author:

Asif Shahzad^ORCID,Kong Yinan

Funder

Macquarie University

Publisher

Springer Science and Business Media LLC

Subject

Applied Mathematics,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s00034-016-0336-1.pdf

Reference48 articles.

1. O. Aichholzer, H. Hassler, A fast method for modulus reduction in residue number system. In: Proceedings Economical Parallel Processing, pp. 41–54. Vienna, Austria (1993)

2. H. Alrimeih, D. Rakhmatov, Pipelined modular multiplier supporting multiple standard prime fields. In: Application-specific Systems, Architectures and Processors (ASAP), 2014 IEEE 25th International Conference on, pp. 48–56 (2014). doi: 10.1109/ASAP.2014.6868630

3. S. Antão, L. Sousa, A flexible architecture for modular arithmetic hardware accelerators based on RNS. J. Signal Process. Syst. 76(3), 249–259 (2014). doi: 10.1007/s11265-014-0879-y

4. S. Asif, Y. Kong, Design of an algorithmic Wallace multiplier using high speed counters. In: Computer Engineering Systems (ICCES), 2015 10th International Conference on, pp. 133–138 (2015). doi: 10.1109/ICCES.2015.7393033

5. J.C. Bajard, L.S. Didier, P. Kornerup, Modular multiplication and base extensions in residue number systems. In: Proceedings 15th IEEE Symposium on Computer Arithmetic, vol. 2 pp. 59–65 (2001)

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. FPGA Implementation of Systolic Array for 2D Convolution Using Residue Number System;2023 International Conference on Electrical, Electronics, Communication and Computers (ELEXCOM);2023-08-26

2. Design Space Exploration of Modular Multipliers for ASIC FHE accelerators;2023 24th International Symposium on Quality Electronic Design (ISQED);2023-04-05

3. Generating Very Large RNS Bases;IEEE Transactions on Emerging Topics in Computing;2022-07-01

4. Efficient FPGA implementation of RNS Montgomery multiplication using balanced RNS bases;Integration;2022-05

5. FPGA Implementation of Elliptic Curve Point Multiplication Over Galois Field;Mobile Radio Communications and 5G Networks;2022