1. Altera: Stratix II vs. Virtex-4 Density Comparison, White Paper (2005). http://www.altera.com/literature/wp/wpstxiixlnx
2. S.F. Anderson, J.G. Earle, R.E. Goldschmidt, D.M. Powers, The IBM system/360 model 91: floating-point execution unit. IBM J. Res. Dev. 11, 34–53 (1967). doi: 10.1147/rd.111.0034
3. E. Antelo, T. Lang, P. Montuschi, A. Nannarelli, Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture, in 17th IEEE Symposium on Computer Arithmetic (2005), pp. 147–154. doi: 10.1109/ARITH.2005.29
4. V. Daga, G. Govindu, V. Prasanna, S. Gangadharpalli, V. Sridhar, Floating-point based block lu decomposition on FPGAs, in Proceedings of the 2004 International Conference on Engineering Reconfigurable Systems and Architectures (ERSA) (2004), pp. 276–279
5. M.M. Daniel, F.S. Diego, H.L. Carlos, A.R. Mauricio, Tradeoff of FPGA design of a floating-point library for arithmeitic operators. J. Integr. Circuits Syst. 5(1), 42–52 (2010)