Author:
Hanuman C. R. S.,Kamala J.
Reference11 articles.
1. Wang, L.-K., Schulte, M.J.: A decimal floating point divider using newton-raphson iteration. The J. VLSI Signal Process. 49(1), 3–18 (2007) (Springer, USA)
2. Amanollahi, S., Jaberipur, G.: Energy efficient VLSI realization of binary 64 division with redundant number systems. In: IEEE Transactions on Very Large Scale Integration systems, pp. 1–12 (June 2016)
3. Muller, Jean-Michel, Functions, Elementary: Algorithms and Implementation. Birkhauser Boston Publishers, Springer science (2016)
4. Govindu, G., Scrofano, R., Prasannna, V.K.: A library of parameterizable floating point cores for FPGAs and their application to scientific computing. In: International Conference on Engineering of Reconfigurable Systems and Algorithms (2005)
5. Wei, L., Nannarelli, Alberto: Power efficient division and square root unit. IEEE Trans. Comput. 61(8), 1059–1070 (2012)