1. P.C. Balla, A. Antoniou, Low power dissipation MOS ternary logic family. IEEE J. Solid State Circuits 19(5), 739–749 (1984)
2. N.H. Bastani, M.H. Moaiyeri, K. Navi, Carbon nanotube field effect transistor switching logic for designing efficient ternary arithmetic circuits. J. Nanoelectron. Optoelectron. 12(2), 118–129 (2017)
3. K.Y. Bok, Y.B. Kim, F. Lombardi, Novel design methodology to optimize the speed and power of the CNTFET circuits, in Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico (2009), pp. 1130–1133
4. J.T. Butler, Multiple-Valued Logic in VLSI Design, IEEE Computer Society Press Technology Series. Los Alamitos, California
5. G. Cho, Y. Kim, F. Lombardi, M. Choi, Performance evaluation of CNFET-based logic gates, in Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, Singapore (2009), pp. 909–991