1. D. Stefanovic and M. Martonosi, Limits and Graph Structure of Available Instruction-Level Parallelism (research note). Lecture Notes in Computer Science, Vol. 1900, pp. 1018–1022 (2001).
2. A. Nicolau and J. A. Fisher, Using an Oracle to Measure Potential Parallelism in Single Instruction Stream Programs, 14th Annual Workshop on Microprogramming, pp. 171–182 (1981).
3. K. Ebcioglu, E. Altman, S. Sathaye, and M. Gschwind, Optimizations and Oracle Parallelism with Dynamic Translation, Proceedings of the 32nd Annual International Symposium on Microarchitecture, pp. 284–295. ACM Press (November 1999).
4. J. Fritts and W. Wolf, Evaluation of Static and Dynamic Scheduling for Media Processors. Second Workshop on Media Processors and DSPs in conjunction with 33rd Annual International Symposium on Microarchitecture, ACM Press (2000).
5. J. Huang and D. J. Lilja, Improving Instruction-Level Parallelism by Exploiting Global Value Locality, Technical Report HPPC-98-12, High-Performance Parallel Computing Research Group, Univ. of Minnesota (1998).