Author:
Stefanović Darko,Martonosi Margaret
Publisher
Springer Berlin Heidelberg
Reference14 articles.
1. T. M. Austin and G. S. Sohi. Dynamic dependency analysis of ordinary programs. In 19th ISCA, pages 342–351, May 1992.
2. J. W. Davidson and S. Jinturkar. Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation. In MICRO-28, Dec. 1995.
3. A. Nicolau and J. A. Fisher. Measuring the parallelism available for very long instruction word architectures. IEEE Trans. Comput., C-33(11):968–976, Nov. 1984.
4. D. W. Wall. Limits of instruction-level parallelism. WRL Research Report 93/6, Digital Equipment Corporation, Western Research Laboratory, Palo Alto, CA, Nov. 1993.
5. C. C. Foster and E. M. Riseman. Percolation of code to enhance parallel dispatching and execution. IEEE Trans. Comput., C-21(12):1411–1415, Dec. 1972.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献