Author:
Jeyapaul Reiley,Shrivastava Aviral
Publisher
Springer Science and Business Media LLC
Subject
Information Systems,Theoretical Computer Science,Software
Reference24 articles.
1. Ekman, M., Stenstrm, P., Dahlgren, F.: Tlb and snoop energy-reduction using virtual caches in low-power chip-multiprocessors. In: ISLPED ’02, pp. 243–246. ACM, New York (2004)
2. Kadayif I., Sivasubramaniam A., Kandemir M., Kandiraju G., Chen G.: Optimizing instruction tlb energy using software and hardware techniques. ACM Trans. Des. Autom. Electron. Syst. 10(2), 229–257 (2005)
3. Zhou, X., Petrov, P.: Low-power cache organization through selective tag translation for embedded processors with virtual memory support. In: GLSVLSI ’06, pp. 398–403. ACM, New York (2004)
4. Petrov, P., Tracy, D., Orailoglu, A.: Energy-effcient physically tagged caches for embedded processors with virtual memory. In: DAC ’05, pp. 17–22. ACM, New York (2005)
5. Haigh J.R., Wilkerson M., Miller J., Beatty T., Strazdus S., Clark L.: A low-power 2.5 ghz 90 nm level 1 cache and memory management unit. IEEE J. Solid-State Circuits. 40(5), 1190–1199 (2005)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献