1. H. Asadi, M. B. Tahoori, M. Fazeli, and S. G. Miremadi, “Efficient algorithms to accurately compute derating factors of digital circuits,” Microelectron Reliab., No. 52(6), 1215–1226 (2012).
2. N. George and J. Lach, “Characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability,” Dependable Systems Networks (DSN), 2011 IEEE/IFIP 41st Intern. Conf. 2011, pp. 323-334.
3. A. L. Stempkovskii, D. V. Tel’pukhov, R. A. Solov’ev, M. V. Myachikov, and N. V. Tel’pukhova, “Development of technologically independent metrics for the evaluation of logical masking properties,” Vyshisl. Tekhnol.,
21, No. 2, 53–62 (2016).
4. A. L. Stempkovskii, D. V. Tel’pukhov, R. A. Solov’ev, abd M. V. Myachikov, “Methods to increase computational throughput for the computation of reliability metrics of combinational logic circuits,” Vychil. Tekhnol.,
21, No. 6, 104–112 (2016).
5. S. Krishnaswamy, S. M. Plaza, I. L. Markov, and J. P. Hayes, “Enhancing design robustness with reliabilityaware resynthesis and logic simulation,” IWLS (2007).