1. Umakanta N, Priyabrata AD, Debasish N, Rout PK (2021) "Modelling and Optimization of Phase Locked Loop under Constrained Channel Length and Width of MOSFETs," silicon, pp. 1–7
2. Nanda U, Acharya DP, Patra SK (2013) "Design of a low noise PLL for GSM application," In: International Conference on Circuits, Controls and Communications (CCUBE), Bengaluru, India
3. Nanda U, Sarangi J, Rout PK (2016) Study of recent charge pump circuits in phase locked loop. Int J Mod Educ Comput Sci 8(8):59–65
4. Xiu-Long W, Jun-Ning C, Dao-Ming K, Xing-Jian Z (2008) "Design of High-Speed Charge-Pump in PLL," 2008 4th international conference on Wireless communications," In: 4th international conference on Wireless communications, Networking and Mobile Computing, Dalian, China
5. Park C-H, Kim B (1999) A low-noise, 900-mhz vco in 0.6−/spl mu/m cmos. IEEE J Solid State Circuits 34(5):586–591