1. Thompson SE, Armstrong M, Auth C, Cea S, Chau R, Glass G, Hoffman T, Klaus J, Ma Z, Mcintyre B, Murthy A, Obradovic B, Shifren L, Sivakumar S, Tyagi S, Ghani T, Mistry K, Bohr M, El-Mansy Y (2004) A logic nanotechnology featuring strained-silicon. IEEE Electron Device Lett 25(4):191–193
2. Jurczak M, Skotnicki T, Ricci G, Campidelli Y, Hernandez C, Bensahel D (1999) Study on Enhanced performance in NMOSFETs on strained silicon. In: 29th European solid-state device research conference, vol 1, pp 304–307
3. Sanuki T, Oishi A, Morimasa Y, Aota S, Kinoshita T, Hasumi R, Takegawa Y, Isobe K, Yoshimura H, Iwai M, Sunouchi K, Noguchi T (2003) Scalability of strained silicon CMOSFET and high drive current enhancement in the 40 nm gate length technology. In: IEEE International electron devices meeting 2003, pp 3.5.1–3.5.4
4. Keith S, Bufler FM, Meinerzhagen B (1997) Full band monte-carlo device simulation of an 0.1 um N-Channel MOSFET in strained silicon material. In: 27th European solid-state device research conference, pp 200–203
5. Nguyen C, Pham A, Jungemann C, Meinerzhagen B (2005) Study of charge carrier quantization in strained Si-nMOSFETs. Mater Sci Semicond Process 8(1):363–366