1. Satish KY, Li J, Talarico C, Wang J (2005) A probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching. IEEE Computer Society
2. Xiong J, Tam K, HeE L (2005) Buffer insertion considering process variation. IEEE Computer Society
3. Tang Q, Rodriguez J, Zjajo A, Berkelaar M (2014) Statistical transistor-level timing analysis using a direct random differential equation solver. IEEE Trans Comput Aided Des Integr Circuits Syst 33(2):210–223
4. Tang Q, Zjajo A, Berkelaar M, Van der Meijs N (2012) Transistor-level gate model based statistical timing analysis considering correlations. In: Design, automation &, test in Europe conference & exhibition, pp 917–922
5. Li X, Le J, Celik M, Pileggi LT (2008) Defining statistical timing sensitivity for logic circuits with large-scale process and environmental variations. IEEE Trans Comput Aided Des Integr Circuits Syst 27(6):1041–1054