Implications of shallower memory controller transaction queues in scalable memory systems-Reference-Cited by-同舟云学术

Implications of shallower memory controller transaction queues in scalable memory systems

Published:2015-07-25 Issue:5 Volume:72 Page:1785-1798
ISSN:0920-8542
Container-title:The Journal of Supercomputing
language:en
Short-container-title:J Supercomput

Author:

Marino Mario D.,Li Kuan-Ching

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Information Systems,Theoretical Computer Science,Software

Link

http://link.springer.com/content/pdf/10.1007/s11227-015-1485-x.pdf

Reference34 articles.

1. “LPDDR4 Moves Mobile”, mobile Forum (2013) Presented by Daniel Skinner. http://www.jedec.org/sites/.../D_Skinner_Mobile_Forum_May_2013_0.pdf . Accessed 06/03/2013

2. JEDEC Publishes Breakthrough Standard for Wide I/O Mobile DRAM. http://www.jedec.org/ . Accessed 02/03/2014

3. Vantrease D et al (2008) Corona: system implications of emerging nanophotonic technology. In: ISCA. IEEE, DC, USA, pp 153–164

4. Therdsteerasukdi Kea (2011) The dimm tree architecture: a high bandwidth and scalable memory system. In: ICCD. IEEE, pp 388–395. [Online]. http://dblp.uni-trier.de/db/conf/iccd/iccd2011.html#TherdsteerasukdiBIRCC11

5. Marino MD (2013) RFiof: an RF approach to the I/O-pin and memory controller scalability for off-chip memories. In: CF, May 14–16. ACM, Ischia, Italy

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. System implications of LLC MSHRs in scalable memory systems;Microprocessors and Microsystems;2017-07

2. WITHDRAWN: An investigative analysis of RFiop: RF-memory path to address on-package I/O pad and memory controller scalability;Journal of Computational Science;2017-03

3. Exploiting dynamic transaction queue size in scalable memory systems;Soft Computing;2017-01-09

4. Last level cache size heterogeneity in embedded systems;The Journal of Supercomputing;2016-01-09