Cycle-accurate multi-FPGA platform for accelerated emulation of large on-chip networks-Reference-Cited by-同舟云学术

Cycle-accurate multi-FPGA platform for accelerated emulation of large on-chip networks

Published:2024-06-23 Issue:15 Volume:80 Page:22462-22478
ISSN:0920-8542
Container-title:The Journal of Supercomputing
language:en
Short-container-title:J Supercomput

Author:

Romanov Aleksandr Y.,Lerner Anatoly,Amerikanov Aleksandr A.

Funder

This article is an output of a research project implemented as part of the Basic Research Program at the National Research University Higher School of Economics (HSE University).

Publisher

Springer Science and Business Media LLC

Link

https://link.springer.com/content/pdf/10.1007/s11227-024-06306-3.pdf

Reference32 articles.

1. Sodani A, Gramunt R, Corbal J, Kim H-S et al (2016) Knights landing: second-generation Intel Xeon phi product. IEEE Micro 36(2):34–46. https://doi.org/10.1109/MM.2016.25

2. Sepúlveda J, Marangozova-Martin V, Castrillon J (2017) Architecture, languages, compilation and hardware support for emerging manycore systems (alchemy): preface. Proced Comput Sci 108:1071–1072. https://doi.org/10.1016/j.procs.2017.05.276

3. Abdallah L, Jan M, Ermont J, Fraboul C (2016) Reducing the Contention Experienced by Real-Time Core-to-I/O Flows over a Tilera-Like Network on Chip. In: 28th Euromicro Conference on Real-Time Systems (ECRTS), pp 86–96. https://doi.org/10.1109/ECRTS.2016.9

4. Somasundaram K (2020) Design of a virtual channel router architecture for low power on mesh-of-grid topology for network on Chip. Applied Soft Computing and Communication Networks: Proceedings of ACN 2019. Springer, Singapore, pp 63–79. https://doi.org/10.1007/978-981-15-3852-0_5

5. Rocki K, Van Essendelft D, Sharapov I, Schreiber R et al (2020) Fast stencil-Code computation on a wafer-scale processor. In: SC20: International Conference for High Performance Computing, Networking, Storage and Analysis, pp 1–14. https://doi.org/10.1109/SC41405.2020.00062