Control generation in the design of processor arrays-Reference-Cited by-同舟云学术

Control generation in the design of processor arrays

Published:1991-06 Issue:1-2 Volume:3 Page:77-92
ISSN:0922-5773
Container-title:Journal of VLSI signal processing systems for signal, image and video technology
language:en
Short-container-title:J VLSI Sign Process Syst Sign Image Video Technol

Author:

Teich Jürgen,Thiele Lothar

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering,Information Systems,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/BF00927836.pdf

Reference39 articles.

1. H. Kung, “Let's design algorithms for VLSI system,” inProc. Caltech Conf. on VLSI, 1979, pp. 65–90.

2. S.Y. Kung,VLSI Processor Arrays. Englewood Cliffs, NJ: Prentice Hall, 1987.

3. H. Kung and C. Leiserson, “Systolic arrays for VLSI,” inSIAM Sparse Matrix Proceedings, Philadelphia, 1978, pp. 245–282.

4. U. Schwiegelshohn and L. Thiele, “One- and two-dimensional arrays for least squares problems,” inIEEE Conf. on Acoust. Speech Signal Processing, Dallas, 1987, pp. 791–794.

5. U. Schweigelshohn and L. Thiele, “A systolic array for cyclicby-rows Jacobi algorithms,”J. on Parallel and Distributed Computing, vol. 4, 1987, pp. 334–340.

Cited by 30 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Symbolic Loop Compilation for Tightly Coupled Processor Arrays;ACM Transactions on Embedded Computing Systems;2021-09-30

2. Fundamentals and Compiler Framework;Symbolic Parallelization of Nested Loop Programs;2018

3. Efficient control generation for mapping nested loop programs onto processor arrays;Journal of Systems Architecture;2007-05

4. Mapping a class of dependence algorithms to coarse-grained reconfigurable arrays: architectural parameters and methodology;International Journal of Embedded Systems;2006

5. Controller Synthesis for Mapping Partitioned Programs on Array Architectures;Architecture of Computing Systems - ARCS 2006;2006