1. Constructing and exploiting linear schedules with prescribed parallelism;Darte;ACM Transactions on Design Automation of Electronic Systems,2002
2. Steven Derrien, Tanguy Risset, Interfacing Compiled FPGA Programs: The MMAlpha Approach, in: Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA), Las Vegas, NV, USA, June 2000.
3. Hritam Dutta, Frank Hannig, Jürgen Teich, Controller Synthesis for Mapping Partitioned Programs on Array Architectures, in: Werner Grass, Bernhard Sick, Klaus Waldschmidt, (Eds.), in: Proceedings of the 19th International Conference on Architecture of Computing Systems (ARCS), Lecture Notes in Computer Science (LNCS), vol. 3894, Frankfurt am Main, Germany, March 2006, pp. 176–191.
4. Hritam Dutta, Frank Hannig, Jürgen Teich, Hierarchical Partitioning for Piecewise Linear Algorithms, in: Proceedings of the 5th International Conference on Parallel Computing in Electrical Engineering (PARELEC), Bialystok, Poland, September 2006, pp. 153–160.
5. Hierarchical algorithm partitioning at system level for an improved utilization of memory structures;Eckhardt;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1999