Author:
Bala Tripura Sundari B.,Padmanabhan T.R.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference41 articles.
1. On exploring inter-iteration parallelism within rate-balanced multi-rate multidimensional DSP algorithms;Peng;IEEE Transaction on Very Large Scale Integration (VLSI) Systems,2005
2. Array architectures for block matching algorithms;Komarek;IEEE Transactions on Circuit Systems,1989
3. Parameterizable VLSI architectures for the full-search block-matching algorithm;Vos;IEEE Transactions on Circuit Systems,1989
4. A novel modular systolic array architecture for full-search block matching motion estimation;Yeo;IEEE Transactions on Circuits Systems and Video Technology,1995
5. Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures;Kittitornkun;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2003
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献