Author:
Du YanKang,Chen ShuMing,Liu BiWei,Liang Bin
Publisher
Springer Science and Business Media LLC
Subject
General Engineering,General Materials Science
Reference11 articles.
1. Gapspard N J. Impact of well structure on SE response in 90-nm bulk CMOS. Master Thesis. Nashville: Vanderbilt University, 2011
2. Amusan O A, Witulski A F, Massengill L W, et al. Charge collection and charge sharing in a 130 nm CMOS technology. IEEE Trans Nucl Sci, 2006, 53(6): 3253–3258
3. Olson B D, Amusan O A, Dasgupta S, et al. Analysis of parasitic pnp bipolar transistor mitigation using well contacts in 130 nm and 90 nm CMOS Technology. IEEE Trans Nucl Sci, 2007, 54(4): 894–897
4. DasGupta S, Witulski A F, Bhuva B L, et al. Effect of well and substrate potential modulation on single event pulse shape in deep submicron CMOS. IEEE Trans Nucl Sci, 2007, 54(6): 2407–2412
5. Amusan O A, Massengill L W, Baze M P, et al. Mitigation techniques for single-event-induced charge sharing in a 90-nm bulk CMOS process. IEEE Trans Nucl Sci, 2009, 9(2): 311–316
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献