Author:
Choi Munkang,Jia Cheng,Milor Linda
Reference8 articles.
1. N. D. Arora, “Modeling and Characterization of Copper Interconnects for SoC Design,” Proc. SISPAD, 2003, pp. 1–6.
2. S. R. Nassif, “Modeling and Forecasting of Manufacturing Variations,” Int. Workshop on Statistical Metrology, 2000, pp. 2–10.
3. M. Choi et al., “Simulation of the Circuit Performance Impact of Lithography in Nanoscale Semiconductor Manufacturing,” Proc. SISPAD, 2003, pp. 219–222.
4. M. Orshansky et al., “Impact of Spatial Intra-Chip Gate Length Variability on the Performance of High Speed Digital Circuits,” IEEE Trans. CAD, pp. 544–553, May 2002.
5. V. Mehrotra et al., “A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance,” Proc. DAC, 2000, pp. 172–175.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献