1. Andrieu, F., Ernst, T., Faynot, O., Rozeau, O., Bogumilowicz, Y., Hartmann, J.M., Brevard, L., Toffoli, A., Lafond, D., Ghyselen, B.: Performance and physics of sub-50 nm strained Si on Si1 − x Ge x on insulator (SGOI) nMOSFETs. Solid State Electron. 50, 566–572 (2006)
2. Ang, K.W., Chui, K.J., Bliznetsov, V., Du, A., Balasubramanian, N., Li, M.F., Samudra, G., Yeo, Y.C.: Enhanced performance in 50 nm n-MOSFETs with silicon-carbon source/drain regions. In: Int. Electron Devices Meeting, pp. 1069–1071 (2004)
3. Ang, K.W., Chui, K.J., Bliznetsov, V., Tung, C.H., Du, A., Balasubramanian, N., Samudra, G., Li, M.F., Yeo, Y.C.: Lattice strain analysis of transistor structures with silicon–germanium and silicon–carbon source/drain stressors. Appl. Phys. Lett. 86(9), 093102 (2005)
4. Arghavani, R., Xia, L., Saad, H., Balseanu, M., Karunasiri, G., Mascarenhas, A., Thompson, S.E.: A reliable and manufacturable method to induce a stress of > 1 Gpa on a p-channel MOSFET in high volume manufacturing. IEEE Electron Device Lett. 27(2), 114–116 (2006)
5. Auth, C., Cappellani, A., Chun, J.S., Dalis, A., Davis, A., Ghani, T., Glass, G., Glassman, T., Harper, M., Hattendorf, M., Hentges, P., Jaloviar, S., Joshi, S., Klaus, J., Kuhn, K., Lavric, D., Lu, M., Mariappan, H., Mistry, K., Norris, B., Rahhal-orabi, N., Ranade, P., Sandford, J., Shifren, L., Souw, V., Tone, K., Tambwe, F., Thompson, A., Towner, D., Troeger, T., Vandervoorn, P., Wallace, C., Wiedemer, J., Wiegand, C.: 45 nm high-k + metal gate strain-enhanced transistors. In: VLSI Technology, 2008 Symposium on, pp. 128–129 (2008)