1. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, New York: Cambridge Univ. Press, 1998.
2. J. Jacobs and D. Antoniadis, “Channel profile engineering for MOSFET’s with 100 nm channel lengths,” IEEE Trans. on Electron Devices, vol. 42, no. 5, pp. 870–875, May 1995.
3. 2004 International Technology Roadmap for Semiconductors (ITRS),
www.public.itrs.net
4. K. Takeuchi, “A study of the threshold voltage variation for ultra-small bulk and SOI CMOS,” IEEE Trans. Electron Devices, vol. 48, no. 9, pp. 1995–2001, Sept. 2001.
5. H. Wong, “Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET’s at the 25 nm channel length generation,” Proc. of Int. Electron Devices Meeting, San Francisco, CA, USA, 6–9 Dec. 1998, pp. 407–410.