1. Thy, T., William, R., Jason, T., Igor, J., Nicholas, C., Paul, J., Reuben, F., Dan, M., Cort, D., Mark, R., Christian, W., Michael, B., Aaron, B., and Thomas, T., “Extreme Edge Engineering — 2 mm Edge Exclusion Challenges and Cost-Effective Solutions for Yield Enhancement in High Volume Manufacturing for 200 mm and 300 mm Wafer Fabs,” IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 453–460, 2004.
2. Yavas, O., Richter, E., Kluthe, C., and Sickmoeller, M., “Wafer-edge yield engineering in leading-edge DRAM manufacturing,” Semiconductor Fabtech., Vol. 39, pp. 1–5, 2009.
3. International Technology Roadmap for Semiconductors, “ITRS Reports 2011 edition,” http://www.public.itrs.net/reports.html
4. Baker, A. R., “The origin of the edge effect in chemical mechanical planarization,” Proc. of Electrochem. Soc. Fall Meeting, USA, Vol. 96–22, pp. 228–238, 1996.
5. Nishi, Y. and Doering, R., “Handbook of semiconductor manufacturing technology,” Taylor & Francis, pp. 17–1, 2007.