Author:
Deng Junyong,Jiang Lin,Zeng Zecang
Publisher
Springer Berlin Heidelberg
Reference9 articles.
1. Liu, J., Liu, G.: The Application of Bus Technology for Weapon System. Automation 21(5) (2002)
2. Yang, F., O’Neill, J.H., Inglis, D., Othmer, J.: A CMOS Low-Power Multiple 2.5-3.125Gb/s Serial Link Macrocell for High IO Bandwidth Network ICs. IEEE Journal of Solid-State Circuits 37(12) (December 2002)
3. Seong, C.-K., Lee, S.-W.: An 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution. In: International Symposium on Circuits and Systems, Kos, Greece, May 21-24 (2006)
4. Savoj, J., Razavi, B.: Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems. In: DAC 2001, Las Vegas, Nevada, USA, June 18-22 (2001)
5. Horowitz, M., Yang, C.K.K., Sidiropoulos, S.: High-speed electrical signaling: overview and limitations. IEEE Micro. 18(1), 12–24 (1998)