1. Kastensmidt, F.L., Carro, L., Reis, R.: Fault-Tolerance Techniques for SRAM-based FPGAs. Springer, Heidelberg (2006)
2. Asadi, G., Tahoori, M.B.: Soft Error Rate Estimation and Mitigation for SRAM-Based FPGAs. In: Proc. of the 2005 ACM/SIGDA 13th int’l symposium on Field-programmable gate arrays (FPGA 2005), pp.149–160 (February 2005)
3. Vasudevan, V., Waldeck, P., Mehta, H., Bergmann, N.: Implementation of a Triple Modular Redundant FPGA based Safety Critical System for reliable software execution. In: Proceedings of the 11th Australian workshop on Safety critical systems and software (SCS 2006), pp.113–119 (2006)
4. Xilinx Inc, Platform Specification Format Reference Manual (2007)
5. TOPPERS Project (2008),
http://www.toppers.jp/jsp-kernel.html