Author:
Gotmanov Alexander,Chatterjee Satrajit,Kishinevsky Michael
Publisher
Springer Berlin Heidelberg
Reference16 articles.
1. NuSMV home page, http://nusmv.irst.itc.it/
2. Lecture Notes in Computer Science;K. Barkaoui,1993
3. Berkeley Logic Synthesis and Verification Group: ABC: A system for sequential synthesis and verification, http://www.eecs.berkeley.edu/~alanmi/abc/
4. Biere, A., Artho, C., Schuppan, V.: Liveness checking as safety checking. Electronic Notes in Theoretical Computer Science 66(2), 160–177 (2002)
5. Lecture Notes in Computer Science;S. Chatterjee,2010
Cited by
18 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Accelerating NoC Verification Using a Complete Model and Active Window;IEEE Access;2022
2. Analytical Performance Modeling of NoCs under Priority Arbitration and Bursty Traffic;IEEE Embedded Systems Letters;2021-09
3. Automated Deadlock Verification for On-Chip Cache Coherence and Interconnects Through Extended Channel Dependency Graph;Communications in Computer and Information Science;2019
4. Executable Micro-Architecture Modeling and Automatic Verification of EtherCAT;2018 IEEE SmartWorld, Ubiquitous Intelligence & Computing, Advanced & Trusted Computing, Scalable Computing & Communications, Cloud & Big Data Computing, Internet of People and Smart City Innovation (SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI);2018-10
5. Formal micro-architectural analysis of on-chip ring networks;Proceedings of the 55th Annual Design Automation Conference;2018-06-24