Author:
Jiang Yunlian,Tian Kai,Shen Xipeng
Publisher
Springer Berlin Heidelberg
Reference36 articles.
1. Browne, S., Deane, C., Ho, G., Mucci, P.: PAPI: A portable interface to hardware performance counters. In: Proceedings of Department of Defense HPCMP Users Group Conference (1999)
2. Bulpin, J.R., Pratt, I.A.: Hyper-threading aware process scheduling heuristics. In: 2005 USENIX Annual Technical Conference, pp. 103–106 (2005)
3. Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), pp. 340–351 (2005)
4. DeVuyst, M., Kumar, R., Tullsen, D.M.: Exploiting unbalanced thread scheduling for energy and performance on a cmp of smt processors. In: Proceedings of International Parallel and Distribute Processing Symposium, IPDPS (2006)
5. Ding, C., Zhong, Y.: Predicting whole-program locality with reuse distance analysis. In: Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, San Diego, CA, June 2003, pp. 245–257 (2003)
Cited by
29 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. DVFS method of memory hierarchy based on CPU microarchitectural information;2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS);2022-10-24
2. Adaptive Thread Scheduling in Chip Multiprocessors;International Journal of Parallel Programming;2019-05-14
3. Prediction and bounds on shared cache demand from memory access interleaving;ACM SIGPLAN Notices;2018-12-07
4. Prediction and bounds on shared cache demand from memory access interleaving;Proceedings of the 2018 ACM SIGPLAN International Symposium on Memory Management;2018-06-18
5. Cache Exclusivity and Sharing;ACM Transactions on Architecture and Code Optimization;2017-12-20