1. Hsiao, S. W. (2012). An area-efficient 3.5 GHz fractional-N frequency synthesizer with capacitor multiplier in millimeter-wave gigabit wireless communication. In IEEE 13th annual conference in wireless and microwave technology (WAMICON) (pp. 1–5).
2. Kohtani, M. (2015) Multiplier circuit and wireless communication apparatus using the same. U.S. Patent Application 14/101,803.
3. Brown, S. J., Estrada, A. X., Bourk, T. R., Norsworthy, S. R., Murphy, P. J., Hull, C. D., et al. (2002). U.S. Patent No. 6,366,622. Washington, DC: U.S. Patent and Trademark Office.
4. Kayal, D., Mostafa, P., Dandapat, A., & Sarkar, C. K. (2013). Design of high performance 8 bit multiplier using vedic multiplication algorithm with McCMOS technique. Journal of Signal Processing Systems, 76(1), 1–9.
5. Blaauw, D., Martin, S., Mudge, T., & Flaunter, K. (2002). Leakage current reduction in VLSI systems. Journal of Circuits, Systems, and Computers, 11(06), 621–635.