1. Johnson, M., & Roy, K. (1997). “Subthreshold Leakage Control by Multiple Channel Length CMOS (McCMOS)” Electrical and Computer Engineering ECE Technical Reports Purdue Libraries. http://docs.lib.purdue.edu/cgi/viewcontent.cgi?article=1079&context=ecetr . Accessed 18 Apr 2010.
2. Jagadguru, S. S., Bharati, K., & Tirthaji, M. (2001). Vedic Mathematics. Delhi: Motilal Banarasidass Publishers Pvt Ldt.
3. Mehta, P., & Gawali, D. (2009). Conventional versus Vedic mathematical method for hardware implementation of a multiplier. IEEE International Conference on advances in Computing, Control and Telecommunication Technologies. doi: 10.1109/ACT.2009.162 .
4. Pang, K. F. (1990). Computer Design: “Architectures for pipelined Wallace tree multiplier-accumulators” VLSI in Computers and Processors, ICCD. Proceedings., IEEE International Conference. doi: 10.1109/ICCD.1990.130217 .
5. Saha Prabir, K., Banerjee, A., & Dandapat, A. (2009). High speed low power complex multiplier design using parallal adders and subtractors. International Journal on Electronic and Electrical Engineering (ITJEE), 07(11), 38–46.