Author:
Kumar Harekrishna,Tomar V. K.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference43 articles.
1. Roy, K., Mukhopadhyay, S., & Mahmoodi-Meimand, H. (2003). Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits. Proceedings of the IEEE, 91(2), 305–327.
2. Hendrawan, S., & Kaushik, R. (1999). Ultra-low power digital subthreshold logic circuits. In Proceedings 1999 international symposium on low power electronics and design (Cat. No. 99TH8477) (pp. 94–96). IEEE.
3. Gupta, S., Gupta, K., & Pandey, N. (2017). A 32-nm subthreshold 7T sram bit cell with read assist. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(12), 3473–3483.
4. Yabuuchi, M., Tsukamoto, Y., Fujiwara, H., Tanaka, M., Tanaka, S., & Nii, K. (2018). A 28-nm 1R1W two-port 8T SRAM macro with screening circuitry against read disturbance and wordline coupling noise failures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(11), 2335–2344.
5. Shin, K., Choi, W., & Park, J. (2017). Half-select free and bit-line sharing 9T sram for reliable supply voltage scaling. IEEE Transactions on Circuits and Systems I: Regular Papers, 64(8), 2036–2048.
Cited by
30 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献