1. R.K. Brayton, C. McMullen, “Decomposition and factorization of boolean expressions”, Proc. International Symposium on Circuits and Systems, IEEE Computer Society, 1982
2. H. Eveking, “Verification, Synthesis and Correctness-Preserving Transformations — Cooperative Approaches to Correct Hardware Design”, From HDL Descriptions to Guaranteed Correct Circuit Designs, D. Borrione (Ed.), Elsevier Science Publishers North-Holland, 1987
3. M. Gordon, T. Melham, “Introduction to HOL: A Theorem Proving Environment for Higher Order Logic”, Cambridge University Press, 1993
4. A. Gupta, “Formal Hardware Verification Methods: A Survey”, Formal Methods in System Design, Kluwer Academic Publishers, Vol. 1, 1992, pp.151–238
5. M. Leeser, “Using Nuprl for the verification and synthesis of hardware”, Phil. Trans. R. Soc. Lond., Vol. 339, 1992, pp. 49–68