Author:
Devadas Srinivas,Ma Hi-Keung Tony,Newton A. Richard
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference12 articles.
1. K. Bartlett, R.K. Brayton, G.D. Hachtel, R.M. Jacoby, C.R. Morrison, R.L. Rudell, A. Sangiovanni-Vincentelli, and A.R. Wang, ?Multilevel logic minimization using implicit don't cares,? IEEE Trans. on CAD, 7: 723?740, June 1988.
2. D. Brand, ?Redundancy and don't cares in logic synthesis,? IEEE Trans. on Computers, C-32: 947?952, October 1983.
3. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, ?MIS: A multiple-level logic optimization system,? IEEE Trans. on CAD, 6: 1062?1081, November 1987.
4. R.K. Brayton and F. Somenzi, ?Boolean relations and the incomplete specification of logic networks,? Proc. VLSI 89, August 1989.
5. S. Devadas, H-K.T. Ma, and A.R. Newton, ?Easily testable PLA-based finite state machines,? Proc. 19th Fault Tolerant Comput. Symp., pp. 102?109, June 1989.
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献