Microcracking in On-Chip Interconnect Stacks: FEM Simulation and Concept for Fatigue Test
-
Published:2024-05-09
Issue:8
Volume:53
Page:4401-4409
-
ISSN:0361-5235
-
Container-title:Journal of Electronic Materials
-
language:en
-
Short-container-title:J. Electron. Mater.
Author:
Weitz StefanORCID, Clausner André, Zschech Ehrenfried
Abstract
AbstractThe semiconductor industry is continuing the scaling down of both device and on-chip interconnect features, for performance and economic reasons. This trend has implications for the design of guard ring structures, i.e. metallic non-functional structures in the back-end-of-line (BEoL) stack designed to be efficient to stop microcracks. In this work, we present a sample design for an in situ experiment to study mechanical degradation and failure mechanisms of crack stop structures in the BEoL stack, to ensure the mechanical robustness of microchips for future technology nodes. Additional finite element method (FEM) simulations provide supplementary understanding of the crack kinetics. To examine the effects of mechanical loading on crack stop elements of the BEoL stack, a novel sample geometry for an in situ fatigue experiment using x-ray microscopy was developed. The x-ray microscope (ZEISS Xradia 800 Ultra) enables high-resolution imaging of the 3D-patterned sample structures and defects such as microcracks. The tailored sample geometry allows the application of a tensile load to a BEoL specimen by a lever mechanism. The feasibility of the sample design is shown by mode-I loading of a pure interconnect sample. Post-mortem analysis by scanning electron microscopy (SEM), confirming planar microcrack propagation from the notch through the dielectric layer with small deflections of the crack path near cone shaped copper vias. FEM simulations focusing on the stress-strain fields around a crack tip indicate the beginning of copper plasticity as major mechanism starting the redirection of cracks due to resulting material compression in front of the obstacle.
Funder
Fraunhofer-Institut für Keramische Technologien und Systeme IKTS
Publisher
Springer Science and Business Media LLC
Reference17 articles.
1. H. Li and M. Kuhn, Controlled fracture and mode-mixity dependence of nanoscale interconnects. IEEE Trans. Device Mater. Reliab. A 17, 636 (2017). 2. M. Rabie, N. A. Polomoff, M. K. Hassan, V. L. Calero-DdelC, D. Degraw, M. Hecker, M. Thiele, E. M. Bazizi, in 2018 IEEE 68th Electronic Components and Technology Conference (ECTC) (2018) pp. 460–466. 3. T. Shaw, E. Liniger, G. Bonilla, J. Doyle, B. Herbst, X. H. Liu, M. Lane, in International Interconnect Technology Conference (2007) pp. 114 –116. 4. J. Molina-Aldareguia, I. Ocana, D. Gonzalez, M. Elizalde, J. Sanchez, J. Martınez-Esnaola, J. Gil-Sevillano, T. Scherban, D. Pantuso, B. Sun, G. Xu, B. Miner, J. He, and J. Maiz, Adhesion studies in integrated circuit interconnect structures. Eng. Fail. Anal. 14, 349 (2007). 5. K. Kutukova, S. Niese, C. Sander, Y. Standke, J. Gluch, M. Gall, and E. Zschech, A laboratory x-ray microscopy study of cracks in on-chip interconnect stacks of integrated circuits. Appl. Phys. Lett. A113, 091901 (2018).
|
|