Publisher
Springer Science and Business Media LLC
Reference38 articles.
1. T. Ando, Ultimate scaling of high-κ gate dielectrics: Higher-κ or interfacial layer scavenging? Materials 5, 478 (2012).
2. E. Cartier, A. Kerber, T. Ando, M.M. Frank, K. Choi, S. Krishnan, B. Linder, K. Zhao, F. Monsieur, J. Stathis, and V. Narayanan, fundamental aspects of HfO2-based high-k metal gate stack reliability and implications on tinv-scaling, in IEEE International Electron Devices Meeting (2011), pp. 1–5.
3. E. Cartier, T. Ando, M. Hopstaken et al., Characterization and optimization of charge trapping in high-k dielectrics, in IEEE International Reliability Physics Symposium (2013), pp. 5A.2.1.
4. S. Mukhopadhyay, K. Joshi, V. Chaudhary, N. Goel, S. De, R.K. Pandey, K.V.R.M. Murali, and S. Mahapatra, Trap generation in IL and HK layers during BTI/TDDB stress in scaled HKMG N and P MOSFETs, in IEEE International Reliability Physics Symposium GD (2014), pp. 3.1.
5. A.R. Trivedi, T. Ando, A. Singhee, P. Kerber, E. Acar, D.J. Frank, and S. Mukhopadhyay, A simulation study of oxygen vacancy-induced variability in HfO2/metal gated SOI FinFET. IEEE Trans. Electron Devices 61, 1262 (2014).