1. S. Mukhopadhyay, H. Mahmoodi, K. Roy, Statistical design and optimization of SRAM cell for yield enhancement, in Proceedings of International Conference on, Computer Aided Design, 2004, pp. 10–13
2. M. H. Abu-Rahma, K. Chowdhury, J. Wang, Z. Chen, S. S. Yoon, M. Anis, A methodology for statistical estimation of read access yield in SRAMs, in Proceedings of the 45th Conference on Design Automation, 2008, pp. 205–210
3. M. Abu-Rahma, Y. Chen, W. Sy, W. L. Ong, L. Y. Ting, S. S. Yoon, M. Han, E. Terzioglu, "Characterization of SRAM sense amplifier input offset for yield prediction in 28 nm CMOS”, in IEEE Custom Integrated Circuits Conference (CICC), September 2011
4. F. Klass, A. Jain, G. Hess, B. Park, An all-digital on-chip process-control monitor for process-variability measurements, in Proceedings of the International Solid-State Circuits Conference (ISSCC), 2008, pp. 408–623
5. R. Venkatraman, R. Castagnetti, S. Ramesh, The statistics of device variations and its impact on SRAM bitcell performance, leakage and stability, in Proceedings of the International Symposium on Quality of Electronic Design (ISQED), 2006, pp. 190–195