1. Jim C. Harden and Noel L R. Strader II,“Architectural Yield Optimization for WSI”, IEEE trans. on computers, vol. 37, pp. 88–110, 1988
2. K. Hedlung, “Wafer Scale Integration of Parallel Processors” PHD Thesis, Purdue University, Xest Lafayette, Nov 82.
3. Duncan Moore Henry Walker, “Yield Simulation for Integrated Circuits”, Kluwer Academic Publishers.
4. F.R.K Chung, F.T. Leighton, and A.L. Rosenberg,“Diogenes: a methodology for designing fault-tolerant VLSI processor arrays,”Proceeding of the IEEE Symposium on fault-tolerant Computing, June 1983, pp. 26–31.
5. D. Fusell and P. Varman, “Fault-tolerant wafer-scale architectures for VLSI,” Proceeding of the 9th annual IEEE/ACM Symposium on Computer Architecture, April1982, pp. 190–198.