Author:
Saucier G.,Patry J. L.,Boubekeur A.,Sanlaville E.
Reference22 articles.
1. G.H. Barnes et al, “The ILLIAC IV Computer,” IEEE Trans, on Computers, C-17(8), pp 746–757, Aug. 1968.
2. S.F. Reddaway, “DAP-A distributed array processor”, in Proc. 1st annu. symp. comput. Arch., Florida, dec. 1973, pp. 61-65.
3. K.E. Batcher, “Design of a Massively Parallel Processor,” IEEE Trans, on Computers, C-29(9), pp 836–840, May 1980.
4. D. Fusell and P. Varman. “Fault-tolerant wafer-scale architectures for VLSI”. Proceeding of the 9th annual IEEE/ACM Symposium on Computer Architecture, April 1982, pp.190-198.
5. K. Hedlung and L. Snyder. “Wafer-scale integration of configurable, higly parallel (CHIP) processors”. Proceeding of the IEEE International Conference on parallel Processing, 1982, pp.262.264.