1. M. Denais, V. Huard, C. Parthasarathy, G. Ribes, F. Perrier, N. Revil, and A. Bravaix, “Interface Trap Generation and Hole Trapping under NBTI and PBTI in Advanced CMOS Technology with a 2-nm Gate Oxide,” IEEE Trans.Dev.Mat.Rel., vol. 4, no. 4, pp. 715–722, 2004.
2. D.S. Ang, S. Wang, and C.H. Ling, “Evidence of Two Distinct Degradation Mechanisms from Temperature Dependence of Negative Bias Stressing of the Ultrathin Gate p-MOSFET,” IEEE Electron Device Lett., vol. 26, no. 12, pp. 906–908, 2005.
3. C.-T. Chan T. Wang AND, C.-J. Tang, C.-W. Tsai, H. Wang, M.-H. Chi, and D. Tang, “A Novel Transient Characterization Technique to Investigate Trap Properties in HfSiON Gate Dielectric MOSFETs—From Single Electron Emission to PBTI Recovery Transient,” IEEE Trans.Electron Devices, vol. 53, no. 5, pp. 1073–1079, 2006.
4. V. Huard, M. Denais, and C. Parthasarathy, “NBTI Degradation: From Physical Mechanisms to Modelling,” Microelectronics Reliability, vol. 46, no. 1, pp. 1–23, 2006.
5. S. Mahapatra, K. Ahmed, D. Varghese, A. E. Islam, G. Gupta, L. Madhav, D. Saha, and M. A. Alam, “On the Physical Mechanism of NBTI in Silicon Oxynitride p-MOSFETs: Can Differences in Insulator Processing Conditions Resolve the Interface Trap Generation versus Hole Trapping Controversy?,” in Proc. Intl.Rel.Phys.Symp. (IRPS), 2007, pp. 1–9.