Author:
Ezz-Eldin Rabab,El-Moursy Magdy Ali,Hamed Hesham F. A.
Publisher
Springer International Publishing
Reference40 articles.
1. Owens JD, Dally WJ et al (2007) Research challenges for on-chip interconnection networks. IEEE Micro J 27(5):96–108
2. Andrade DM, Calomarde A, Rubio JA (2010) A comprehensive compensation technique for process variations and environmental fluctuations in digital integrated circuits. In: Proceedings of the IEEE international midwest symposium on circuits and systems, Aug 2010, pp 141–144
3. Yang J, Capodieci L, Sylvester D (2005) Advanced timing analysis based on post-OPC extraction of critical dimensions. In: Proceedings of the IEEE design automation conference, June 2005, pp 359–364
4. Gupta P, Heng FL (2004) Toward a systematic-variation aware timing methodology. In: Proceedings of the IEEE design automation conference, July 2004, pp 321–326
5. Boning DS, Nassif S (2000) Models of process variations in device and interconnect. In: Bowhill W, Chandrakasan A (eds) Design of high performance microprocessor circuits. IEEE Press, Piscataway, Chapter 6