Publisher
Springer International Publishing
Reference15 articles.
1. Tsuruta, C., Miki, Y., Kuhara, T., Amano, H., Umemura, M.: Off-loading LET generation to PEACH2: a switching hub for high performance GPU clusters. In: ACM SIGARCH Computer Architecture News-HEART15, vol. 43, no. 4, April 2016
2. Koibuchi, M., Anjo, K., Yamada, Y., Jouraku, A., Amano, H.: A simple data transfer technique using local address for netowrks-on-chips. IEEE Trans. Parallel Distrib. Syst. 17(12), 1425–1437 (2006)
3. Kim, J., Dally, W.J., Scott, S., Abts, D.: Technology-driven, highly-scalable dragonfly topology. In: 2008 35th International Symposium on Computer Architecture. ISCA 2008, pp. 77–88, June 2008
4. Krizhevsky, A., Sutskever, I., Hinton, G.E.: Imagenet classification with deep convolutional neural networks. In: Advances in Neural Information Processing Systems 25 (2012)
5. Zhang, C., Li, P., Sun, G., Guan, Y., Xiao, B., Cong, J.: Optimizing FPGA-based accelerator design for deep convolutional neural networks. In: FPGA 2015 Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (2015)
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Board Allocation Algorithm for the Resource Management System of FiC;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18
2. A cost/power efficient storage system with directly connected FPGA and SATA disks;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18
3. Power Analysis and Power Modeling of Directly-Connected FPGA Clusters;IEICE Transactions on Information and Systems;2023-12-01
4. Toward a training of CNNs on a multi-FPGA system;2022 Tenth International Symposium on Computing and Networking Workshops (CANDARW);2022-11
5. Power Analysis of Directly-connected FPGA Clusters;2022 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS);2022-04-20