Author:
Bondalapati Kiran,Prasanna Viktor K.
Publisher
Springer Berlin Heidelberg
Reference15 articles.
1. Bellows, P., Hutchings, B.: JHDL - An HDL for Reconfigurable Systems. In: IEEE Symposium on Field-Programmable Custom Computing Machines (April 1998)
2. Bondalapati, K., Diniz, P., Duncan, P., Granacki, J., Hall, M., Jain, R., Ziegler, H.: DEFACTO: A Design Environment for Adaptive Computing Technology. In: Reconfigurable Architectures Workshop, RAW 1999 (April 1999)
3. Bondalapati, K., Prasanna, V.K.: Mapping Loops onto Reconfigurable Architectures. In: 8th International Workshop on Field-Programmable Logic and Applications (September 1998)
4. Bondalapati, K., Prasanna, V.K.: Dynamic Precision Management for Loop Computations on Reconfigurable Architectures. In: IEEE Symposium on FPGAs for Custom Computing Machines (April 1999)
5. Brebner, G.: CHASTE: a Hardware/Software Co-design Testbed for the Xilinx XC6200. In: Reconfigurable Architectures Workshop, RAW 1997 (April 1997)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献