Mapping loops onto reconfigurable architectures-Reference-Cited by-同舟云学术

Mapping loops onto reconfigurable architectures

Published:1998 Issue: Volume: Page:268-277
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Bondalapati Kiran,Prasanna Viktor K.

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/BFb0055254

Reference17 articles.

1. K. Bondalapati and V.K. Prasanna. Reconfigurable Meshes: Theory and Practice. In Reconfigurable Architectures Workshop, RAW'97, Apr 1997.

2. Kiran Bondalapati and Viktor K. Prasanna. The Hybrid System Architecture Model (HySAM) of Reconfigurable Architectures. Technical report, Department of Electrical Engineering-Systems, University of Southern California, 1998.

3. D. A. Buell, J. M. Arnold, and W. J. Kleinfelder. Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, 1996.

4. S. Choi and V.K. Prasanna. Configurable Hardware for Symbolic Search Operations. In International Conference on Parallel and Distributed Systems, Dec 1997.

5. Y. Chung and V.K. Prasanna. Parallel Object Recognition on an FPGA-based Configurable Computing Platform. In International Workshop on Computer Architectures for Machine Perception, Oct 1997.

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Implementation of a Coarse-grained Dynamically Reconfigurable Multimedia Accelerator;ACM Transactions on Parallel Computing;2022-08-18

2. Twenty Years of Automated Methods for Mapping Applications on CGRA;2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2022-05

3. The Paramountcy of Reconfigurable Computing;Energy-Efficient Distributed Computing Systems;2012-07-30

4. The Relevance of Reconfigurable Computing;Reconfigurable Computing;2011

5. Power-aware routing for well-nested communications on the circuit switched tree;Journal of Parallel and Distributed Computing;2009-02