Author:
Hung Shao-Feng,Hong Hao-Chiao
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference31 articles.
1. Alampally S, Venkatesh RT, Shanmugasundaram P, Parekhji RA, Agrawal VD (2011) An efficient test data reduction technique through dynamic pattern mixing across multiple fault models. In: Proc. IEEE VLSI test symp. (VTS), pp 285–290
2. Al-Yamani AA, McCluskey EJ (2010) Test set compression through alternation between deterministic and pseudorandom test patterns. J Electron Test (JETTA) 26(5):513–521
3. Burns M, Roberts G.W. (2001) An introduction to mixed-signal IC test and measurement. Oxford University Press, Oxford
4. Bushnell ML, Agrawal VD (2000) Essentials of electronics testing for digital, memory & mixed-signal VLSI circuits. Kluwer Academic, Norwell
5. Chi C-C, Lo C-Y, Ko T-W, Wu C-W (2009) Test integration for SOC supporting very low-cost tester. In: IEEE Asian test symp. (ATS), pp 287–292