Author:
Arvaniti Efi,Tsiatouhas Yiorgos
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference33 articles.
1. Almukhaizim S, Alsubaihi S, Sinanoglou O (2010) On the application of dynamic scan chain partitioning for reducing peak shift power. Springer J Electron Test Theory Appl 26:465–481
2. Arvanity E, Tsiatouhas Y (2012) Low power scan by partitioning and scan hold, IEEE Symp. on Design and Diagnostics of Electronic Circuits and Systems, pp 262–265
3. Balatsouka S, Tenentes V, Kavousianos X, Chakrabarty K (2010) Defect aware x-filling for low-power scan testing, IEEE/ACM Design Automation and Test in Europe Conference, pp 873–878
4. Bhunia S, Mahmoodi H, Ghosh D, Mukhopadhyay S, Roy K (2005) Low-power scan design using first level supply gating. IEEE Tran VLSI Syst 13(3):384–395
5. Bonhomme Y, Girard P, Guiller L, Landrault C, Pravossoudovitch S (2001) A gated clock scheme for low power scan testing of logic ICs or embedded cores, IEEE Asian Test Symposium, pp 253–258
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献