1. AEC-Q100-Rev-FAutomotive Electronics Council (2003) Component Technical Committee, Stress test qualification for integrated circuits
2. Bernstein JB, Gurfinkel M, Li X, Walters J, Shapira Y, Talmor M (2006) „Electronic circuit reliability modeling. Microelectron Reliab 46(9–11):1957–1979
3. Boyer A, Ndoye AC, Ben Dhia S, Guillot L, Vrignon B (2009) Characterization of the evolution of IC emissions after accelerated aging. IEEE Trans EMC 51(4):892–900
4. Boyer A, Li B, Ben Dhia S, Lemoine C (September 2010) Impact of aging on the immunity of a mixed-signal circuit. EMC Europe 2010, Wroclaw, Poland
5. Boyer A, Ben Dhia S, Lemoine C, Vrignon B (November 6–9, 2011) Construction and Evaluation of the Susceptibility Model of an Integrated Phase-Locked Loop. 8th International Workshop on electromagnetic Compatibility of Integrated Circuits, Dubrovnik, Croatia